

Power-Delay-Area Efficient Design and Implementation of Vedic Multiplier Using 14 nm Finfet Technology

[Home](#) > [ICCCE 2021](#) > Conference paper

Power-Delay-Area Efficient Design and Implementation of Vedic Multiplier Using 14 nm Finfet Technology

Conference paper | First Online: 16 May 2022

pp 747–758 | [Cite this conference paper](#)



ICCCE 2021

Swati Shetkar & **Manisha Waje**

Part of the book series: [Lecture Notes in Electrical Engineering](#) ((LNEE, volume 828))

1012 Accesses | 1 Citations

Access this chapter

[Log in via an institution](#) →

Chapter

EUR 29.95

Price includes VAT (India)

Series Title

[Lecture Notes in Electrical Engineering](#)

DOI

<https://doi.org/10.1007/978-981-16-7985-8>

Publisher

Springer Singapore

eBook Packages

[Engineering](#), [Engineering \(R0\)](#)

Copyright Information

The Editor(s) (if applicable) and The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd. 2022

Hardcover ISBN

978-981-16-7984-1
Published: 16 May 2022

Softcover ISBN

978-981-16-7987-2
Published: 17 May 2023

eBook ISBN

978-981-16-7985-8
Published: 15 May 2022

Series ISSN

1876-1100

Series E-ISSN

1876-1119

Edition Number

1

Number of Pages

XVII, 1269

Number of Illustrations

154 b/w illustrations, 502 illustrations in colour

Topics

[Wireless and Mobile Communication](#), [Artificial Intelligence](#), [Cyber-physical systems](#), [IoT](#), [Professional Computing](#), [Communications Engineering](#), [Networks](#)

Lecture Notes in Electrical Engineering 828

Amit Kumar
Stefan Mozar *Editors*

ICCCE 2021

Proceedings of the 4th International
Conference on Communications and
Cyber Physical Engineering

 Springer

Design and Implementation of Power Efficient 4 Bit Ripple Carry Adder Using 14 nm FinFET Technology

[Home](#) > [ICCCE 2021](#) > Conference paper

Design and Implementation of Power Efficient 4 Bit Ripple Carry Adder Using 14 nm FinFET Technology

Conference paper | First Online: 16 May 2022

pp 657–665 | [Cite this conference paper](#)



ICCCE 2021

Kanchan Kadam & Swati S. Shetkar

[Access this chapter](#)

 Part of the book series: [Lecture Notes in Electrical Engineering](#) ((LNEE, volume 828))

[Log in via an institution](#) →



Check for updates

Cite this paper

Kadam, K., Shetkar, S.S. (2022). Design and Implementation of Power Efficient 4 Bit Ripple Carry Adder Using 14 nm FinFET Technology. In: Kumar, A., Mozar, S. (eds) ICCCE 2021. Lecture Notes in Electrical Engineering, vol 828. Springer, Singapore.
https://doi.org/10.1007/978-981-16-7985-8_68

Download citation

[.RIS](#) [.ENW](#) [.BIB](#)

DOI

https://doi.org/10.1007/978-981-16-7985-8_68

Published

16 May 2022

Publisher Name

Springer, Singapore

Print ISBN

978-981-16-7984-1

Online ISBN

978-981-16-7985-8

eBook Packages

[Engineering](#)

[Engineering \(R0\)](#)

8. Shetkar S, Waje M (2020) Comparative study of Finfet based multipliers with different adder circuits. Solid State Technol 63(1s)

[Google Scholar](#)

Lecture Notes in Electrical Engineering 828

Amit Kumar
Stefan Mozar *Editors*

ICCCE 2021

Proceedings of the 4th International
Conference on Communications and
Cyber Physical Engineering

 Springer